I. INTRODUCTION AND BACKGROUND

I
ncreasing drive for the integration of different signals (analog, digital, RF) and technologies (SOl, HBTs, GaAs, strained silicon, and so on) is introducing various design concepts, for which existing planar (2D) technologies may not be suitable, so, three-dimensional (3D) integrated circuits is introduced. A qualitative comparison regarding the benefits introduced by the 3D integration process, compared to existing system design approaches is summarized in Table 1. 3D integration technology provides increased performance in many design criteria as compared to the current 2D approaches, as 3D-ICs, which contain multiple layers of active devices, extensively utilize the vertical dimension to connect components and are expected to address interconnect delay related problems (In planar (2D) technologies, scaling is reducing gate delays but also increasing interconnect ones and this will be mitigated by the use of short wires in 3D designs , as schematically shown in Fig.l electrical parameters (such as the metal conductivity, oxide permittivity, and the silicon substrate resistivity). are given for the TSV parasitic calculations [19] . In other words, there has been no related work in TSV macro modeling. Also, few work addresses the multi-stacked TSV modeling problem.
B. Thermal Management Challenges
Thermal management is one of the important issues of 3D IC integration. So, effective thermal management methodologies and solutions are needed for widespread use of 3D IC integration. The thermal analysis is an important as from the thermal and stress distribution, we can make layout modification and thus enhance the circuit reliability. The thermal issue of a 3D IC is much severer than that of a 2D Ie.
The cause is that the ambient environment of the die of a 20
IC is the cooling material, but the ambient environment of a die within a 3D IC may be another die that also generates heat.
Therefore, Thermal management in 3D lCs is critical for maintaining required reliability, performance, and power dissipation target. Therefore, new cooling techniques must be innovated to ensure that the chip can operate at temperatures and performance required for reliability [20, 21] .
C. CA D Tools Challenges
The addition of a third dimension would require support from more advanced CAD tools (tloorplan gets 3r d D). 3D IC physical design has attracted an increasing amount of attention. There is a significant amount of work on the tloorplanning, placement and routing for 3D rcs. However, all these tools developed by different groups, using different formats to represent the design data, create barriers for researchers who need to make use of the existing design automation tools to conduct further studies on 3D Ie. Also, there are a lack of CAD algorithms and only few commercially available EDA tools for 3D integrated circuits.
Therefore, current 2D physical design tools (partitioning, placement, routing, timing, extraction, L VS, DRC) must enable 3D designs [22, 23] .
D. Technological, Yield and Test Challenges
There is new types of defects caused by TSV formation, and alignment (The alignment accuracy or bonding quality (including wafer to-wafer alignment)), a broad range of open issues are in a pressing need for novel ideas. Solutions are needed to address these challenges before 3D integration technology can be widely used [24] . Also, It is well known that yield has a quadratic dependency on die size, and a linear dependency on chip count at a given die size. 3D designs may incur some yield loss due to vertical vias, and may gain some yield due to density [25] . There is still a lack of pre-bond test, post-bond test and DFT solutions. should be overcome before TSV-based 3D lCs production becomes possible.
